

FIG . 1




FIG . 2





FIG . 3



INSTRUCTION SET A: CONTROL-PERFORMANCE ORIENTED (CPU)

INSTRUCTION SET B: SIGNAL-PROCESSING-PERFORMANCE ORIENTED (DSP)

FIG . 4








FIG . 5a**FIG . 5c****FIG . 5b**

FIG . 6




FIG . 7

8.
FIG.




FIG . 9




FIG . 10




FIG . 11
FROM INSTRUCTION MEMORY




FIG . 12 PRIOR ART

200